Vision

To evolve into and sustain as a Centre of Excellence in Technological Education and Research with a holistic approach.
Mission

To produce high quality engineering graduates with the requisite theoretical and practical knowledge and social awareness to be able to contribute effectively to the progress of the society through their chosen field of endeavor.

To undertake Research & Development, and extension activities in the fields of Science and Engineering in areas of relevance for immediate application as well as for strengthening or establishing fundamental knowledge.
FOREWORD

It is three years since the G.V.P College of Engineering has become Autonomous with the appreciation and support of erstwhile JNTU and the fast growing new JNTU-K. The college is progressing well with its programmes and procedures drawing more and more accolades from its sister autonomous colleges and higher authorities. The student community, also could adjust well to the new system without any acrimony.

The College is enriched with the experience of running the Post-graduate programmes under Autonomous stream. It is a moment of pride and achievement that the first Autonomous batch of M.Tech in some branches left the college to the satisfaction of all concerned including firms visited the campus for placements.

Another larger than canvas picture is foreseen for the programmes wherein the college is getting the funds through TEQIP – II for up-scaling the PG education and research under sub-component 1.2. In this connection two new PG Programmes have been introduced in Mechanical, Electrical Engineering.

New set of Boards of Studies, Academic council and Governing Body has further strengthened our hands by endorsing the practices and suggested recommendations. The encouragement given by the affiliating JNTU-K has left no task insurmountable.

Principal
MEMBERS ON THE BOARD OF STUDIES
IN
ELECTRONICS AND COMMUNICATIONS ENGINEERING

- Head of the Department.
- Dr. B. Prabhakara Rao, Professor, Dept. of ECE & Director of Foreign Affairs, JNTU-K, Kakinada.
- Dr. R.V.S. Satyanarayana, Professor, Department of E.C.E., S.V.U. College of Engg., Tirupati.
- Sri Abraham Verghese, Scientist ‘F’, Additional Director, NSTL, Visakhapatnam.
- Dr. Namburi Nageswara Rao, Principal, SITAM, Vizianagaram.
- Dr. K. Rajarajeswari, Professor and Chairman, Board of Studies, Dept. of ECE, Andhra University, Visakhapatnam.
- Sri P. Nagaraju, General Manager, BSNL, Visakhapatnam.
- Sri M. Bhuvan Kiran, Management Trainee, Vizag Steel Plant, Visakhapatnam.

All faculty of the department.
ACADEMIC REGULATIONS
(Effective for the students admitted into first year from the academic year 2012-2013)

The M.Tech Degree of JNTU-KAKINADA shall be recommended to be conferred on candidates who are admitted to the program and fulfill all the requirements for the award of the Degree.

1.0 ELIGIBILITY FOR ADMISSION:
Admission to the above program shall be made subject to the eligibility, qualifications and specialization as per the guidelines prescribed by the APSCHE and AICTE from time to time.

2.0 AWARD OF M.TECH. DEGREE:
a. A student shall be declared eligible for the award of the M.Tech. degree, if he pursues a course of study and completes it successfully for not less than two academic years and not more than four academic years.
b. A student, who fails to fulfill all the academic requirements for the award of the Degree within four academic years from the year of his admission, shall forfeit his seat in M.Tech. Course.
c. The duration of each semester will normally be 20 weeks with 5 days a week. A working day shall have 7 periods each of 50 minutes.
3.0 COURSES OF STUDY:

<table>
<thead>
<tr>
<th>M.TECH. COURSES</th>
<th>INTAKE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chemical Engineering</td>
<td>18</td>
</tr>
<tr>
<td>Computer Science and Engineering</td>
<td>18</td>
</tr>
<tr>
<td>CAD/CAM</td>
<td>18</td>
</tr>
<tr>
<td>Infrastructural Engineering and Management</td>
<td>18</td>
</tr>
<tr>
<td>Structural Engineering</td>
<td>18</td>
</tr>
<tr>
<td>Power System Control and Automation</td>
<td>18</td>
</tr>
<tr>
<td>Embedded Systems &amp; VLSI Design</td>
<td>18</td>
</tr>
<tr>
<td>Communications &amp; Signal Processing</td>
<td>18</td>
</tr>
<tr>
<td>Software Engineering</td>
<td>18</td>
</tr>
<tr>
<td>Power Electronics &amp; Drives</td>
<td>18</td>
</tr>
<tr>
<td>Computer Aided Analysis And Design (CAAD)</td>
<td>18</td>
</tr>
</tbody>
</table>

4.0 ATTENDANCE:

The attendance shall be considered subject wise.

a. A candidate shall be deemed to have eligibility to write end semester examinations in a subject if he has put in at least 75% of attendance in that subject.

b. Shortage of attendance up to 10% in any subject (i.e. 65% and above and below 75%) may be condoned by a Committee on genuine and valid reasons on representation by the candidate with supporting evidence.

c. Shortage of attendance below 65% shall in no case be condoned.

d. A student who gets less than 65% attendance in a maximum of two subjects in any semester shall not be permitted to take the end-semester examination in which he/she falls short. His/her registration for those subjects will be treated as cancelled. The student should re-register and repeat those subjects as and when offered next.
e. If a student gets less than 65% attendance in more than two subjects in any semester he/she shall be detained and has to repeat the entire semester.
f. A stipulated fee shall be payable towards condonation of shortage of attendance.

5.0 EVALUATION:
The Performance of the candidate in each semester shall be evaluated subject-wise, with 100 marks for each theory subject and 100 marks for each practical, on the basis of Internal Evaluation and End Semester Examination.

a. A candidate shall be deemed to have secured the minimum academic requirement in a subject if he secures a minimum of 40% of marks in the End Examination and a minimum aggregate of 50% of the total marks in the End Semester Examination and Internal Evaluation taken together.
b. For the theory subjects 60 marks shall be awarded based on the performance in the End Semester Examination, 40 marks shall be awarded based on the Internal Evaluation. One part of the internal evaluation shall be made based on the average of the marks secured in the two Mid–Term Examinations of 30 each conducted one in the middle of the Semester and the other immediately after the completion of instruction. Each mid-term examination shall be conducted for a duration of 120 minutes with 4 questions without any choice. The remaining 10 marks are awarded through an average of continuous evaluation of assignments / seminars / any other method, as notified by the teacher at the beginning of the semester.
c. For Practical subjects, 50 marks shall be awarded based on the performance in the End Semester Examinations, 50 marks shall be awarded based on the day-to-day performance as Internal marks. A candidate has to secure a minimum of 50% in
the external examination and has to secure a minimum of 50% on the aggregate to be declared successful.

d. There shall be a seminar presentation during III semester. For seminar, a student under the supervision of a faculty member, shall collect the literature on a topic and critically review the literature and submit it to the Department in a report form and shall make an oral presentation before the Departmental Committee. The Departmental Committee consists of the Head of the Department, supervisor and two other senior faculty members of the department. For Seminar there will be only internal evaluation of 50 marks. A candidate has to secure a minimum of 50% to be declared successful.

e. For Seminar in I, II Semesters in case of the course structure of having 5 Theory + 2 Labs. + 1 Seminar, a student has to deliver a seminar talk in each of the subjects in that semester which shall be evaluated for 10 marks each and average marks allotted shall be considered. A letter grade from A to C corresponding to the marks allotted may be awarded for the two credits so as to keep the existing structure and evaluation undisturbed.

A – Excellent (average marks > 8)
B – Good (6< average marks <8)
C – Satisfactory (5< average marks <6)

If a satisfactory grade is not secured, one has to repeat in the following semester.

f. In case the candidate does not secure the minimum academic requirement in any subject (as specified in 5.0 a, c) he has to reappear for the End Examination in that subject.

A candidate shall be given one chance to re-register for each
subject provided the internal marks secured by a candidate are less than 50% and he has failed in the subject(s). In such a case the candidate must re-register for the subject(s) and secure required minimum attendance. Attendance in the re-registered subject(s) has to be calculated separately to become eligible to write the end-examination in the re-registered subject(s). In the event of re-registration, the internal marks and end examination marks obtained in the previous attempt are nullified.

g. In case the candidates secure less than the required attendance in any subject(s), he shall not be permitted to appear for the End Examination in that subject(s). He shall re-register for the subject(s) when next offered.

h. Laboratory examination for M.Tech subjects must be conducted with two Examiners, one of them being Laboratory Class Teacher and second examiner shall be other than Laboratory Teacher.

6.0 EVALUATION OF PROJECT / DISSERTATION WORK:
Every candidate shall be required to submit the thesis or dissertation after taking up a topic approved by the Departmental Research Committee (DRC).

a. A Departmental Research Committee (DRC) shall be constituted with the Head of the Department as the chairman and two senior faculty as members to oversee the proceedings of the project work from allotment to submission.

b. A Central Research Committee (CRC) shall be constituted with a Senior Professor as chair person, Heads of all the Departments which are offering the M.Tech. programmes and two other senior faculty members.

c. Registration of Project Work: A candidate is permitted to register for the project work after satisfying the attendance
requirement of all the subjects (theory and practical subjects.)
d. After satisfying 6.0 c, a candidate has to submit, in consultation with his project supervisor, the title, objective and plan of action of his project work to the DRC for its approval. Only after obtaining the approval of DRC the student can initiate the Project work
e. If a candidate wishes to change his supervisor or topic of the project he can do so with approval of DRC. However, the Departmental Project Review Committee shall examine whether the change of topic/supervisor leads to a major change in his initial plans of project proposal. If so, his date of registration for the Project work shall start from the date of change of Supervisor or topic as the case may be whichever is earlier.
f. A candidate shall submit and present the status report in two stages at least with a gap of 3 months between them after satisfying 6.0 d.
g. The work on the project shall be initiated in the beginning of the second year and the duration of the project is for two semesters. A candidate shall be permitted to submit his dissertation only after successful completion of all theory and practical subject with the approval of CRC but not earlier than 40 weeks from the date of registration of the project work. For the approval by CRC the candidate shall submit the draft copy of the thesis to the Principal through the concerned Head of the Department and shall make an oral presentation before the CRC.
h. Three copies of the dissertation certified by the supervisor shall be submitted to the College after approval by the CRC.
i. The dissertation shall be adjudicated by one examiner selected by the Principal. For this HOD shall submit in consultation with the supervisor a panel of 5 examiners, who are experienced in that field.
i. If the report of the examiner is not favorable, the candidate shall revise and resubmit the dissertation, in a time frame as prescribed by the CRC. If the report of the examiner is unfavorable again, the dissertation shall be summarily rejected then the candidate shall change the topic of the Project and option shall be given to change the supervisor also.

j. If the report of the examiner is favorable, viva-voce examination shall be conducted by a board consisting of the supervisor, Head of the Department and the examiner who adjudicated the dissertation. The Board shall jointly report candidate’s work as:
   A. Excellent
   B. Good
   C. Satisfactory

7.0 AWARDS OF DEGREE AND CLASS:

A candidate shall be eligible for the respective degree if he satisfies the minimum academic requirements in every subject and secures satisfactory or higher grade report on his dissertation and viva-voce. After a student has satisfied the requirements prescribed for the completion of the program and is eligible for the award of M.Tech. Degree he shall be placed in one of the following three classes.

<table>
<thead>
<tr>
<th>% of Marks secured</th>
<th>Class Awarded</th>
</tr>
</thead>
<tbody>
<tr>
<td>70% and above</td>
<td>First Class with Distinction</td>
</tr>
<tr>
<td>60% and above but less than 70%</td>
<td>First Class</td>
</tr>
<tr>
<td>50% and above but less than 60%</td>
<td>Second Class</td>
</tr>
</tbody>
</table>

The marks in internal evaluation and end examination shall be shown separately in the marks memorandum.

The grade of the dissertation shall also be mentioned in the marks memorandum.
8.0 WITHHOLDING OF RESULTS:
If the candidate has not paid any dues to the college or if any case of indiscipline is pending against him, the result of the candidate will be withheld and he will not be allowed into the next higher semester. The recommendation for the issue of the degree shall be liable to be withheld in such cases.

9.0 TRANSITORY REGULATIONS:
A candidate who has discontinued or has been detained for want of attendance or who has failed after having studied the subject is eligible for admission to the same or equivalent subject(s) as and when subject(s) is/are offered, subject to 6.0 e and 2.0

10.0 GENERAL
1. The academic regulations should be read as a whole for purpose of any interpretation.

2. In case of any doubt or ambiguity in the interpretation of the above rules, the decision of the Chairman Academic Council is final

3. The College may change or amend the academic regulations and syllabus at any time and the changes amendments made shall be applicable to all the students with effect from the date notified by the College.

4. Wherever the word he, him or his occur, it will also include she, hers.
## COURSE STRUCTURE

### I SEMESTER

<table>
<thead>
<tr>
<th>COURSE CODE</th>
<th>COURSE NAME</th>
<th>THEORY/LAB</th>
<th>L</th>
<th>P</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>10EC2201</td>
<td>Communication Theory</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2202</td>
<td>Digital Data Communications</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2203</td>
<td>Coding Theory and Practice</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2204</td>
<td>Transform Techniques</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2205</td>
<td>Digital Signal Processing</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Elective I</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2206</td>
<td>VLSI Technology &amp; Design</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10EC2207</td>
<td>Microcontroller Applications</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10EC2208</td>
<td>Digital Signal Processing Lab</td>
<td>3</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Total</strong></td>
<td><strong>24</strong></td>
<td>3</td>
<td>26</td>
<td></td>
</tr>
</tbody>
</table>

### II SEMESTER

<table>
<thead>
<tr>
<th>COURSE CODE</th>
<th>COURSE NAME</th>
<th>THEORY/LAB</th>
<th>L</th>
<th>P</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>10EC2209</td>
<td>Wireless Communications &amp; Networks</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2210</td>
<td>Fiber Optical Communication System</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2211</td>
<td>Computer Networks</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2212</td>
<td>Advanced Digital Signal Processing</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2213</td>
<td>DSP Processors and Architecture</td>
<td>4</td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Elective-II</strong></td>
<td><strong>4</strong></td>
<td>-</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2214</td>
<td>Image Processing</td>
<td></td>
<td></td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>10EC2215</td>
<td>Embedded System Concepts</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10EC2216</td>
<td>Advanced Communication Lab</td>
<td>3</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Total</strong></td>
<td><strong>24</strong></td>
<td>3</td>
<td>26</td>
<td></td>
</tr>
</tbody>
</table>
### III SEMESTER

<table>
<thead>
<tr>
<th>COURSE CODE</th>
<th>THEORY/LAB</th>
<th>L</th>
<th>P</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>10EC22S1</td>
<td>SEMINAR</td>
<td>-</td>
<td>-</td>
<td>2</td>
</tr>
</tbody>
</table>

*Commencement of Project Work*

### IV SEMESTER

<table>
<thead>
<tr>
<th>COURSE CODE</th>
<th>THEORY/LAB</th>
<th>L</th>
<th>P</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>10EC2217</td>
<td>PROJECT WORK DISSERTATION / THESIS EXCELLENT/GOOD/SATISFACTORY/ NON-SATISFACTORY</td>
<td>-</td>
<td>-</td>
<td>56</td>
</tr>
</tbody>
</table>
COMMUNICATION THEORY

Course Code: 10EC2201

UNIT – I


UNIT – II

Analog Communications
Mathematical treatment of Linear (AM, DSB-SC, SSB and VSB) and exponential (PM and FM) modulation; spectra of angle modulated signals; Noise performance of linear and exponential modulated signals; PE and DE in FM.

UNIT-III

Introduction to Digital Communication
Sampling of low-pass and band-pass signals; quantization ; PAM, Bennet’s formula; Log-PCM; base band digital communication; Nyquist pulse shaping, spectra analysis of some important line codes.

UNIT-IV

Digital Modulation Schemes
Representation of digital signal waveforms, Introduction to digital modulation schemes- ASK, PSK and FSK; Digital demodulation and the optimal receiver, performance of digital communication systems in the presence of noise, coherent quadrature modulation techniques.
UNIT-V
Detection and Estimation Theory
Binary hypothesis testing, Bayes, Minimax and Neyman-Pearson tests; Bayesian parameter estimation, MMSE, MMAE and MAP estimation procedures.

UNIT-VI
Spread Spectrum Modulation

UNIT-VII
Introduction to OFDM
The principles of OFDM, FDM modulation system, orthogonality and OFDM, Transmitter and Receiver sections, multi path channels and the use of cyclic prefix, ISI, coded OFDM, Non ideal effects in an OFDM, benefits and applications.

UNIT-VIII
Information Theory
Concept of amount of information, average information, Entropy, information rate Shannon’s theorem, channel capacity: BSC and Gaussian channel, Tradeoff between bandwidth and SNR, optimal coding techniques; Shannon Fanon coding, Huffman coding.

Text Books:
References:


***
DIGITAL DATA COMMUNICATIONS

Course Code: 10EC2202

UNIT- I
Digital Modulation Techniques
FSK, MSK, BinaryPSK, M-aryPSK, M-aryQAM, DPSK Methods, Bandwidth efficiency, Carrier recovery, Clock recovery.

UNIT- II
Data Communication Methods
Data Communication Circuits, point-to-point, Multi-point configurations and Topologies, Broadcasting, multicasting configuration, transmission modes, 2-wire and 4-wire operations, Codes, Error detection methods, Error correction methods, Character synchronization.

UNIT- III
Data Communication Protocols
Asynchronous protocols, Synchronous protocols, Bisync Protocol, SDLC, HDLC-Frame format, ATM Frame format, Flow control and error control.

UNIT- IV
Switching Techniques
Circuit Switching, Message Switching and Packet Switching principles, Virtual circuit and datagram techniques, X.25 and frame relay.

UNIT- V
Line Protocols and Congestion Control
UNIT- VI
Digital Multiplexing-I
TDM, T1, E1 carrier systems, CCITT-TDM carrier system, CODEC chips, Digital hierarchy, Line Encoding, Frame Synchronization.

UNIT- VII
Digital Multiplexing-II
Multiplexers, Statistical multiplexer, Concentrator, front-end communication processor, Digital PBX, long haul communication with FDM, Hybrid data.

UNIT- VIII
Optical Networks
Basic Optical Network Topologies and their performances, SONET/SDH – Transmission formats and Speeds, Optical interfaces, SONET/SDH rings and networks.

Text Books

References
2. B.A.Forouzon, “ Data and Computer Networking Communications”, 3rd TMH.

***
CODING THEORY & PRACTICE

Course Code: 10EC2203

UNIT- I
Information Theory
Entropy, Information rate, source coding: Shannon-Fano and Huffman coding techniques, Mutual Information, Channel capacity of Discrete Channel, Shannon- Hartly law, Trade-off between bandwidth and SNR.

UNIT- II
Introduction and Overview Error Control Codes
Examples of the use of error control codes, basic notations, coding gain, Characterization of Error control codes, performance of error control codes, comparison of uncoded and coded systems.

UNIT- III
Convolution Codes
Convolution encoders, structural properties of convolution codes, Trellis Diagrams, Viterbi Algorithm, Performance Analysis.

UNIT- IV
Linear Block Codes
Linear block Codes and their properties, standard arrays, Syndromes, Weight Distribution. Error Detection/Correction Properties, Modified Linear block codes.

UNIT- V
Finite Fields
UNIT- VI
Cyclic Codes
General theory, Shift Register Implementations, Shortened Cyclic codes, CRCs for Error Detection.

UNIT- VII
Bch And Rs Codes
Algebraic Description, Frequency Domain Description, Decoding Algorithms for BCH and RS Codes.

UNIT- VIII
Applications
Concatenated Codes, Interleaves, The Compact Disc, Codes for Magnetic recording.

Text Books

Reference Books
1. John Proakis, Digital Communications, TMH.

***
TRANSFORM TECHNIQUES

Course Code: 10EC2204

UNIT- I
Introduction
Orthogonal signal spaces, approximations of functions by a set of mutually orthogonal functions, Orthogonality in complex functions, trigonometric & exponential Fourier series, Hilbert Transforms, Properties and applications.

UNIT- II
Two Dimensional Fourier Transforms and Its Applications
Concept of Two Dimensional Fourier transforms- properties & their significance, energy & power spectral density functions.

UNIT- III
Two Dimensional Transforms and Its Applications-I
Walsh transforms, Hadamard transform, Discrete Cosine Transforms, Haar Transforms.

UNIT- IV
Two Dimensional Transforms and Its Applications-II
Slant, KL transforms, Hough Transforms, Radon Transforms.

UNIT- V
Other Transforms
Short time Fourier transforms & properties of STFT, continuous wavelet transforms, Inverse CWT.
UNIT- VI
Discrete Wavelet Transforms
Introduction to discrete wavelet transforms & orthogonal wavelet decomposition.

UNIT- VII
Multi-Resolution Analysis
Multi-Resolution Analysis (MRA), Two scale relations, Orthogonal wavelets, their relationship to filter banks, PR QMF filter banks.

UNIT- VIII
Introduction to Various Wavelets
Alternate wavelet representations.

Text Books:

Reference Books:
2. Jaideva C.Goswami, Andrew K.Chan, John Willey & Sons.
   “Fundamentals of wavelets -Theory, Algorithms & applications”.

***
DIGITAL SIGNAL PROCESSING

Course Code: 10EC2205                      L  P  C
                                              4  0  4

UNIT- I
Introduction
Introduction to Digital Signal Processing: Discrete time signals & sequences, linear shift invariant systems, stability, and causality. Linear constant coefficient difference equations, Frequency domain representation of discrete time signals and systems.

UNIT- II
Discrete Fourier Series
Properties of discrete Fourier series, DFS representation of periodic sequences, Discrete Fourier transforms: Properties of DFT, linear convolution of sequences using DFT, Computation of DFT. Relation between Z-transform and DFS.

UNIT- III
Fast Fourier Transforms
Fast Fourier transforms (FFT) - Radix-2 decimation in time and decimation in frequency FFT Algorithms, Inverse FFT, and FFT for composite N.

UNIT- IV
Realization of Digital Filters
UNIT- V
IIR Digital Filters

UNIT- VI
FIR Digital Filters
Characteristics of FIR Digital Filters, frequency response, Design of FIR Digital Filters using Window Techniques, Frequency Sampling technique, Comparison of IIR & FIR filters.

UNIT- VII
Multirate Digital Signal Processing
Decimation, interpolation, sampling rate conversion, Implementation of sampling rate conversion.

UNIT- VIII
Introduction To Dsp Processors
Introduction to programmable DSPs: Multiplier and Multiplier Accumulator (MAC), Modified Bus Structures and Memory Access schemes in DSPs Multiple access memory, multiport memory, VLSI Architecture, Pipelining, Special addressing modes, On-Chip Peripherals. Architecture of TMS 320C5X- Introduction, Bus Structure, Central Arithmetic Logic Unit, Auxiliary Registrar, Index Registrar, Auxiliary Register Compare Register, Block Move Address Register, Parallel Logic Unit, Memory mapped registers, program controller, Some flags in the status registers, On- chip registers, On-chip peripherals.

Text Books

**Reference Books:**

***
VLSI TECHNOLOGY & DESIGN

Course Code: 10EC2206

UNIT- I
Review of Microelectronics and Introduction to MOS Technologies
(MOS, CMOS, Bi CMOS) Technology trends and projections.

UNIT- II
Basic Electrical Properties of MOS, CMOS & Bi-COMS Circuits
Ids-Vds relationships, Threshold voltage $V_t$, $G_m$, $G_{ds}$ and $W_o$, Pass Transistor, MOS, CMOS &
Bi CMOS Inverters, Zpu/Zpd, MOS Transistor circuit model, Latch-up in CMOS circuits.

UNIT- III
Layout Design and Tools
Transistor structures, Wires and Vias , Scalable Design rules ,Layout Design tools.

UNIT- IV
Logic Gates & Layouts
Static complementary gates, switch logic, Alternative gate circuits , low power gates, Resistive and Inductive interconnect delays.

UNIT- V
Combinational Logic Networks
Layouts, Simulation, Network delay, interconnect design, power optimization, Switch logic networks, Gate and Network testing.
UNIT- VI
Sequential Systems
Memory cells and Arrays, clocking disciplines, Design, power optimization, Design validation and testing.

UNIT- VII
Floor Planning & Architecture Design
Floor planning methods, off-chip connections, High-level synthesis, Architecture for low power, SOCs and Embedded CPUs, Architecture testing.

UNIT- VIII
Introduction to CAD Systems (Algorithms) and Chip Design
Layout Synthesis and Analysis, Scheduling and printing; Hardware/Software Co-design, chip design methodologies- A simple Design example.

Text Books:

References:

***
MICROCONTROLLER AND APPLICATIONS

Course Code : 10EC2207

UNIT- I
Overview Of Architecture and Microcontroller Resources

UNIT- II
8051 Family Microcontrollers Instruction Set
Basic assembly language programming – Data transfer instructions – Data and Bit manipulation instructions – Arithmetic instructions – Instructions for Logical operations on the tes among the Registers, Internal RAM, and SFRs – Program flow control instructions – Interrupt control flow.

UNIT- III
Real Time Control
Interrupts, Interrupt handling structure of an MCU – Interrupt Latency and Interrupt deadline – Multiple sources of the interrupts – Non-maskable interrupt sources – Enabling or disabling of the sources – Polling to determine the interrupt source and assignment of the priorities among them – Interrupt structure in Intel 8051.

UNIT- IV
Real Time Control Timers
Programmable Timers in the MCU’s – Free running counter and real time control – Interrupt interval and density constraints.
UNIT- V  
Systems Design  

UNIT- VI  
Real Time Operating System for Micro Controllers  
Real Time operating system – RTOS of Keil (RTX51) – Use of RTOS in Design – Software development tools for Microcontrollers.

UNIT- VII  
16-Bit Microcontrollers  
Hardware – Memory map in Intel 80196 family MCU system – IO ports – Programmable Timers and High-speed outputs and input captures – Interrupts – instructions.

UNIT- VIII  
ARM 32 Bit MCUs  
Introduction to 16/32 Bit processors – ARM architecture and organization – ARM / Thumb programming model – ARM / Thumb instruction set – Development tools.

Text Books:  
Reference Books:

***
DIGITAL SIGNAL PROCESSING LAB

Course Code: 10EC2208

1. Write a program for linear convolution of two sequences.

2. Write a program for circular convolution.

3. Write a program to perform linear convolution using circular convolution.

4. Write a program to perform N-point DFT. Also perform the IDFT on the result obtained to verify the result.

5. Write a program to perform circular correlation using
   a) Direct method b) circular convolution using rotation method.

6. Write a program to perform circular convolution and correlation using DFT.

7. Write a program to perform linear convolution using (a) overlap save method (b) overlap add method.

8. Write a program to perform FFT on a sequence using the following methods. (a) Decimation in time (b) Decimation in frequency

9. Write a program to perform IDFT on a transformed sequence using DFT.

10. Write a program to design an FIR filter using windowing technique.

11. Write a program to design an IIR filter using (a) impulse invariant method (b) bilinear transformation method.
WIRELESS COMMUNICATIONS AND NETWORKS

Course Code: 10EC2209

UNIT- I
Multiple Access Techniques for Wireless Communication:
Introduction, FDMA, TDMA, Spread Spectrum, Multiple access, SDMA,
Packet radio, Packet radio protocols, CSMA protocols, Reservation
protocols.

UNIT- II
Introduction to Wireless Networking:
Introduction, Difference between wireless and fixed telephone networks,

UNIT- III
Wireless Data Services:
CDPD, ARDIS, RMD, Common channel signaling, ISDN, BISDN and
ATM, SS7, SS7 user part, signaling traffic in SS7.

UNIT- IV
Mobile IP and Wireless Access Protocol:
Mobile IP Operation of mobile IP, Co-located address, Registration,
Tunneling, WAP Architecture, overview, WML scripts, WAP service,
WAP session protocol, wireless transaction, Wireless datagram protocol.

UNIT- V
Wireless LAN Technology:
Infrared LANs, Spread spectrum LANs, Narrow bank microwave LANs,
IEEE 802 protocol Architecture, IEEE802 architecture and services,
802.11 medium access control, 802.11
physical layer.
UNIT- VI
Blue Tooth:
Overview, Radio specification, Base band specification, Links manager specification, Logical link control and adaptation protocol. Introduction to WLL Technology.

UNIT- VII
Mobile Data Networks:
Introduction, Data oriented CDPD Network, GPRS and higher data rates, Short messaging service in GSM, Mobile application protocol.

UNIT- VIII
Wireless ATM & Hiper LAN:
Introduction, Wireless ATM, HIPERLAN, Adhoc Networking and WPAN.

Text Books:

References:
FIBER OPTICAL COMMUNICATION SYSTEMS

Course Code: 10EC2210

UNIT-I
Introduction
Historical development, the general system, advantages of OFC, Ray theory transmission-total internal reflection, acceptance angle, numerical aperture, skew rays, fiber materials-glass fibers, halide glass fibers, active glass fibers, plastic clad glass fibers, plastic fibers.

UNIT-II
Optic Fiber Waveguides
Step – Index Fiber, Graded – Index Fiber, Modes in Step-Index Fibers, Modes in Graded – Index Fibers, Pulse Distortion and Information Rate in Optic Fibers, Construction of Optic Fibers, Optic Fiber Cables.

UNIT-III
Signal degradation in optical fibers
Attenuation-absorption, scattering, radiation losses, intramodal and intermodal dispersion, polarization mode dispersion.

UNIT-IV
Light Sources and Detectors
UNIT-V
Couplers and Connectors

UNIT-VI
Modulation, Noise and Detection

UNIT-VII
System Design and Fiber Optical Applications

UNIT-VIII
Optical fiber measurements
Introduction, measurement of attenuation, dispersion, refractive index profile, numerical aperture, diameter and field.

Text Books:
Reference Books:

COMPUTER NETWORKS

Course Code: 10EC2211

UNIT- I
Introduction
OSI, TCP/IP and other networks models, Examples of Networks: Novell Networks, Arpanet, Internet, Network Topologies WAN, LAN, MAN.

UNIT- II
Physical Layer
Transmission media copper, twisted pair wireless, switching and encoding asynchronous communications; Narrow band, broad band ISDN and ATM.

UNIT- III
Data Link Layer
Design issues, framing, error detection and correction, CRC, Elementary Protocol-stop and wait, Sliding Window, Slip, Data link layer in HDLC, Internet, ATM.

UNIT-
Medium Access Sub Layer
ALOHA, MAC addresses, Carrier sense multiple access, IEEE 802.X Standard Ethernet, wireless LANS, Bridges.

UNIT- V
Network Layer
Virtual circuit and Datagram subnets-Routing algorithm shortest path routing, Flooding, Hierarchical routing, Broadcast, Multi cast, distance vector routing.
UNIT- VI
Dynamic Routing

UNIT- VII
Transport Layer
Transport Services, Connection management, TCP and UDP protocols; ATM AAL Layer Protocol.

UNIT- VIII
Application Layer
Network Security, Domain name system, SNMP, Electronic Mail; the World WEB, Multi Media.

Text Books :

References

***

35
ADVANCED DIGITAL SIGNAL PROCESSING

Course Code: 10EC2212

UNIT- I
**Discrete Fourier Transforms**
Properties of DFT, Linear Filtering methods based on the DFT, Overlap-save, Overlap -Add methods, frequency analysis of signals.

UNIT- II
**Fast Fourier Transforms**
Radix-2 FFT and Split- Radix FFT algorithms The Goertzel and Chirp Z transform algorithms.

UNIT- III
**Design Of Iir Filters**
Design of IIR filters using Butterworth & Chebyshev approximations, frequency transformation techniques, structures for IIR systems – cascade, parallel, lattice & lattice-ladder structures.

UNIT- IV
**Design of Fir Filters**
Fourier series method, Windowing techniques, design of digital filters based on least – squares method, pade approximations, least squares design, wiener filter methods, structures for FIR systems –cascade, parallel, lattice & lattice-ladder structures.

UNIT- V
**Multi Rate Signal Processing**
Decimation by a factor D, Interpolation by a factor I, Sampling rate conversion by a rational factor I/D, Filter design & Implementation for sampling rate conversion.
UNIT- VI
Power Spectral Estimation
Estimation of spectra from finite duration observation of signals, Non-parametric methods: Bartlett, Welch & Blackmann & Tukey methods.

UNIT- VII
Parametric Methods for Power Spectrum Estimation
Relation between auto correlation & model parameters, Yule-Waker & Burg Methods, MA & ARMA models for power spectrum estimation.

UNIT- VIII
Analysis of Finite Wordlength Effects in Fixed-Point DSP Systems
Fixed, Floating Point Arithmetic – ADC quantization noise & signal quality – Finite word length effect in IIR digital Filters – Finite word-length effects in FFT algorithms.

Text Books:

References
DSP PROCESSORS AND ARCHITECTURES

Course Code: 10EC2213

UNIT- I
Introduction to Digital Signal Processing
Introduction, A Digital signal-processing system, The sampling process, Discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation, Analysis and Design tool for DSP Systems MATLAB, DSP using MATLAB.

UNIT- II
Computational Accuracy in DSP Implementations
Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

UNIT- III
Architectures for Programmable DSP Devices
Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation unit, Programmability and Program Execution, Speed Issues, Features for External interfacing.

UNIT- IV
Execution Control and Pipelining
Hardware looping, Interrupts, Stacks, Relative Branch support, Pipelining and Performance, Pipeline Depth, Interlocking, Branching effects, Interrupt effects, Pipeline Programming models.
UNIT- V
Programmable Digital Signal Processors
Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX processors, Pipeline Operation of TMS320C54XX Processors.

UNIT- VI
Implementations of Basic DSP Algorithms
The Q-notation, FIR Filters, IIR Filters, Interpolation Filters, Decimation Filters, PID Controller, Adaptive Filters, 2-D Signal Processing.

UNIT- VII
Implementation of FFT Algorithms
An FFT Algorithm for DFT Computation, A Butterfly Computation, Overflow and scaling, Bit-Reversed index generation, An 8-Point FFT implementation on the TMS320C54XX, Computation of the signal spectrum.

UNIT- VIII
Interfacing Memory and I/O Peripherals to Programmable DSP Devices
Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA). A Multichannel buffered serial port (McBSP), McBSP Programming, a CODEC interface circuit, CODEC programming, A CODEC-DSP interface example.
Text Books:


References:

IMAGE PROCESSING

Course Code: 10EC2214

UNIT- I
Image Processing Fundamentals
Image Transforms – Fourier Transform, Walsh, Hadamard, DCT, Haar, Slant, KL transforms and their properties.

UNIT- II
Image Enhancement
Enhancement by point processing, Histogram Processing, Enhancement in Spatial domain and in Frequency domain.

UNIT- III
Color Image Processing

UNIT- IV
Image Filtering and Restoration
Degradation Model – Diagonalisation of Circulant and Block Circulant Matrices – Algebraic approach to restoration- Inverse filtering – LMS Restoration – Constrained least Squares and iterative restoration, Geometric Transformations.

UNIT- V
Image Compression
Fundamentals – Compression Models – Lossless and Lossy compressions – Compression Standards.
UNIT- VI
Image Segmentation and Edge Detection

UNIT- VII
Representation and Description
Various schemes – Boundary Descriptors – Regional Descriptors.

UNIT -VIII
Morphological Image Processing
Preliminaries – Dilation & Erosion – Opening & Closing – Hit-Miss Transformation – Morphological algorithms – Extension to Grey Scale Images

Text Books:

References:

***
EMBEDDED SYSTEMS CONCEPTS

Course Code : 10EC2215

UNIT- I
Introduction to Embedded Systems
Embedded system, processor in the system, other hardware units, software embedded into a system, exemplary embedded systems, embedded system – on – chip (SOC) and in VLSI circuit.

UNIT- II
Processor and Memory Organization
Structural units in a Processor, Processor selection for an embedded system, memory devices, memory selection for an embedded systems, allocation of memory to program cache and memory management links, segments and blocks and memory map of a system, DMA, interfacing processors, memories and Input Output Devices.

UNIT- III
Devices and Buses for Device Networks
I/O devices, timer and counting devices, serial communication using the ‘I2 C’,’ CAN and advanced I/O buses between the networked multiple devices, host systems or computer parallel communication between the networked I/O multiple devices using the ISA, PCI, PCI-X and advanced buses.

UNIT- IV
Device Drivers and Interrupts Servicing Mechanism
Device drivers, parallel port and serial port device drivers in a system, device drivers for internal programmable timing devices, interrupt servicing mechanism.
UNIT- V
Programming Concepts and Embedded Programming in C and C++
Software programming in assembly language(ALP) and in high level language ‘C’,’C’ program elements: header and source files and preprocessor directives, program elements: macros and functions, data types ,data structures, modifiers , statements , loop and pointers, queues ,stacks , lists and ordered lists, embedded programming in C++, embedded programming in java,’C’ program compiler and cross- compiler , source code engineering tools for embedded C/C++,optimization of memory needs.

UNIT- VI
Program Modelling Concepts in Single and Multi Processor Systems
Software - Development Process
Modeling processes for software analysis before software implementation, programming models for event control or response time constrained real time programs, modeling of multi processor systems.

UNIT- VII
Hardware and Software Co Design - I
Embedded System project development, embedded System design and co-design issues in system development process, design cycle in the development phase for an Embedded System.

UNIT- VIII
Hardware and Software Co Design – II
Use of target system or its Emulator and In-Circuit Emulator (ICE), use of Software tools for Development of an Embedded System, use of scopes and logic analyzers for System Hardware Tests

Text Book:
References:
4. Hayt “Data communication”.

***
ADVANCED COMMUNICATION LAB

Course Code: 10EC2216

1. To study Time division multiplexing.

2. To study PCM.

3. To study the different channel coding and decoding technique.

4. Generation and reception of different types of signals like ASK, PSK, FSK.

5. To transmit and receive three separate signal audio, video, tone simultaneously through satellite link.

6. To transmit PC data through satellite link using a satellite communication demonstration unit.

7. Experimentally compare different forms of BPSK, QPSK, OQPSK and analyze their spectrum with spectrum analyzer.

8. Spreading and dispersing using additive white Gaussian noise generation/ Gold code and other forms of spreading techniques.

9. Transmit different types of signals using a ISDN system.

10. Analyze the process of data communication in LAN using LAN trainer and compare the performance different media access techniques.
mobil communication. signal transmission and processing. These topics represent a common theme for lectures and seminars as well as the incorporated research projects. In their research projects students can explore different applications in these areas. Research in the Communications and Signal Processing area focuses on issues regarding the efficient processing and transmission of data. Some examples of sources of data include sound, images, and sensor output signals. Signal processing algorithms deal with efficiently transforming the signals resulting from these sources into digital data streams. Communications research focuses on efficiently transmitting streams of data from one location to another. Multimedia Signal Processing is a comprehensive and accessible text to the theory and applications of digital signal processing (DSP). Saeed Vaseghi is Professor of Communications and Signal Processing at Brunel University’s Department of Electronics and Computer Engineering and is Group Leader for the Communications & Multimedia Signal Processing Group.